

# Current Sharing Analysis of Interleaved LCLC Resonant Converter

Mojtaba Forouzesh, *Student Member, IEEE*, Bo Sheng, *Student Member*, Yang Chen, *Member, IEEE*, Yan-Fei Liu, *Fellow, IEEE*

Department of Electrical and Computer Engineering, Queen's University, Kingston, ON, Canada

Email: m.forouzesh@queensu.ca, bo.sheng@queensu.ca, yang.chen@queensu.ca, yanfei.liu@queensu.ca

**Abstract**— Current sharing in multiphase resonant converters is a serious concern as any small tolerance in the resonant tank components of different phases can lead to a large imbalance in the voltage gain and hence the load current imbalance. An interleaved LCLC resonant converter with four resonant components for wide input voltage range applications is studied in this paper. Because of the sharp voltage gain curve of the LCLC resonant converter, traditional current balancing approaches are not so successful. In this topology, the resonant tank impedances of each phase are tuned by a Switch-Controlled Capacitor (SCC) that is implemented in the resonant tank in both phases resulting in precise load current balancing among paralleled phases. The effect of different imbalance conditions on the interleaved LCLC resonant converter is studied, a minimum operating angle for the SCC circuit is identified and a control strategy is proposed for a reliable current sharing. The performance of the interleaved LCLC converter is validated by both computer simulation and experimental results of a two-phase 1kW prototype with 250V-400V input voltage. Further, a flat high-efficiency profile is achieved with different input voltage conditions over a wide load range.

**Keywords**—Multi-phase resonant converter, interleaved converter, current sharing, current balancing, LCLC resonant converter, switch-controlled capacitor (SCC), GaN HEMTs.

## I. INTRODUCTION

Resonant converters are one of the widely used power converters in the industry for conversion from common 400 V DC-link voltage to a lower DC bus voltage (e.g. 12 V or 48 V). High interest in resonant converters is due to the unique advantage of soft-switching for all switches that are in a form of Zero Voltage Switching (ZVS) for primary switches and Zero Current Switching (ZCS) for the secondary switches. The latter allows high operating frequency and the utilization of improved magnetics, which leads to increased power density. Furthermore, resonant converters benefit from reduced noise in the system that provides improved electromagnetic interference performance [1] and [2]. In some industrial applications like in data center [3] or Electric Vehicle (EV) auxiliary low voltage onboard charger [4], it is needed for the dc-dc stage to sustain a wide input voltage range operation (e.g. ~250V to ~400 V) to transfer power for a longer time. In [5], it has been demonstrated that the performance of a four resonant components LCLC converter is enhanced in a wide input

voltage range operation in comparison to an equivalent LLC resonant converter.

Electrical demand has extremely boosted because of the rapid development of different technologies in recent decades. Hence, the electric power conversion capability should progress with the same pace of the growing need in all kinds of electric power conversion applications (i.e. dc-dc, dc-ac, ac-dc, ac-ac) [6]. For example, in the abovementioned applications, the required voltage level at the load side is usually below 15 V and hence the output current level of power converters should be high (e.g. 100 A) to be able to meet the load requirement. The latter limits the power capability of resonant converters implemented in these applications to around 1 kW [3] and [4]. Therefore, it is needed to connect resonant converters in parallel to dispense current/power stress and hence allow high power implementation. Moreover, by employing phase interleaving the capacitive output filter can be designed with a reasonable value. To take advantage of phase interleaving in frequency-controlled resonant converters, current balancing performance should be thoroughly investigated as the voltage gain of these converters is dependent on the impedance ratio of the resonant tank that can be altered by component tolerances. In multi-phase converters, a slight voltage gain imbalance leads to an unbalanced load current sharing. Unbalanced loading of paralleled phases is a serious issue in interleaved resonant converters as it decreases efficiency and reliability due to the introduced thermal contrast, which can eventually lead to a converter failure.

Up to now, different current balancing approaches including active and passive approaches have been introduced for multi-phase LLC converters [7]-[12]. Various automatic (passive) current balancing methods have been investigated for resonant tanks in [7]-[9]. The passive impedance matching approach is attractive in the current balancing of resonant converters, as usually no additional active/passive components and/or control method are needed. However, the current balancing behavior will be compromised with large resonant component tolerances. Furthermore, phase shedding that is important for light-load efficiency increment cannot be easily implemented with most of the passive current balancing methods.

In [10] an interleaved LLC converter with phase-shift control is introduced for current balancing. This current balancing approach is only applicable to full-bridge topologies

and it is not so effective for large imbalances as the operation gets too much asymmetrical with large phase shifts. In [11], a current balancing method is implemented on an interleaved LLC converter that takes advantage of adjusted duty-cycle on the phase that carries a higher load share. Although similar to the previous method only a modified control is required here, the primary bridge switches cannot operate with a small duty-cycle to do the current balancing in a wide input voltage range considering large component tolerances. In [12] and [13], current balancing is realized by implementing a switched capacitor/inductor in series with the resonant tank elements to tune the impedance of the resonant tank for voltage gain compensation. This method comes up with an accurate current adjustment between the paralleled phases at the cost of additional electrical components. Nonetheless, the added circuitry does not introduce any switching losses and the extra loss is only related to the device conduction loss that is not significant. Therefore, the overall conversion efficiency is not reduced significantly.

In this paper, a two-phase interleaved LCLC resonant converter is studied for a wide input voltage application. Different from DCX converters with relatively fixed input and output voltages, it is not efficient in wide operating range converters to get small tolerance inductors by implementing PCB windings for the resonant inductors, hence Switch Controlled Capacitor (SCC) approach is a good solution for multiphase LCLC converter that can handle large tolerances. A half-cycle SCC circuit is integrated into the resonant tanks of an interleaved LCLC converter with resonant phase current sensing for each phase. The current balancing behavior of the LCLC tank with the SCC circuit is investigated for wide input voltage range applications considering the tolerances. Moreover, a minimum angle is found for the SCC circuit for reliable operation and current sharing control strategy implementation is discussed in detail. The remaining of this paper is ordered as follows. The analysis of the interleaved LCLC converter is provided in Section II. In Section III, an uncommon imbalance condition is studied, current sharing performance is analyzed, and the proposed control strategy is demonstrated. In Section IV, computer simulation and experimental results are provided, and the paper is concluded in the last section.

## II. THE INTERLEAVED LCLC RESONANT CONVERTER

LCLC resonant converter for wide input voltage range applications first proposed in [5]. The LCLC converter consists of dual-resonant inductors ( $L_r$  and  $L_p$ ) and dual-resonant capacitors ( $C_r$  and  $C_p$ ), which in theory is equivalent to an LLC converter with a variable magnetizing inductor.

When the switching frequency of the LCLC converter varies due to different operating conditions, the equivalent magnetizing inductor is altered. This is because the magnetizing impedance is tunable by frequency as the impedance of a series-connected capacitor and inductor changes at different switching frequencies. The LCLC resonant tank elements can be found using the design method described in [5] based on the input and output voltages. The impedance of

the equivalent-magnetizing-inductor ( $L_{m,eq}$ ) can be calculated based on the switching frequency using (1).

$$L_{m,eq} = L_p - \frac{1}{(2\pi f_s)^2 C_p} \quad (1)$$

The gain of the LCLC tank ( $M_{LCLC}$ ) can be found using the voltage gain of the conventional LLC resonant tank by substituting (1) in place of the magnetizing inductance as follows

$$M_{LCLC} = \frac{1}{\sqrt{\left(1 + \frac{L_r}{L_{m,eq}} - \frac{L_r}{L_{m,eq} f_n^2}\right)^2 + Q^2 \left(f_n - \frac{1}{f_n}\right)^2}} \quad (2)$$

where the series-resonant frequency ( $f_r$ ), normalized-frequency ( $f_n$ ), the equivalent-resistance transferred to the transformer primary side ( $R_e$ ), and the quality factor are as follows

$$f_r = \frac{1}{2\pi\sqrt{L_s C_s}} \quad (3)$$


$$f_n = \frac{f_s}{f_r} \quad (4)$$

$$R_e = \frac{8 \times n^2}{\pi^2} \times R_L \quad (5)$$

$$Q = \frac{\sqrt{L_s/C_s}}{R_e} \quad (6)$$

Fig. 1 illustrates the schematic of the interleaved LCLC converter, which was first proposed in [14]. To cancel out any random imbalance with reliable performance, the SCC circuit is implemented in both phases. Switches  $S_{a1}$  and  $S_{a2}$  are half-wave SCC switches that switch-in and switch-out SCC capacitors ( $C_{a1}$  and  $C_{a2}$ ) to tune the impedances to achieve a similar gain for both phases at the same switching frequency. Fig. 2 shows an example of voltage gain compensation at 210 kHz switching frequency operating point for interleaved LCLC converter considering component tolerances for both phases.

Two current-transformers ( $CT_1$  and  $CT_2$ ) are utilized for Zero Current Crossing (ZCC) detection that is required to






Fig. 2. Voltage gain behavior of the LCLC resonant tank with and without SCC in operation considering different component tolerances on phase 1 and phase 2.

synchronize each phase SCC gate pulses and for the resonant current value measurement/comparison that is required for current balancing and SCC duty-cycle generation (i.e.  $\alpha_1$  and  $\alpha_2$  operating angles). All the captured information will feed an MCU and appropriate gate pulses will be created for the SCC MOSFETs.

The equivalent capacitance of SCC ( $C_{SCC}$ ) is modulated by SCC MOSFET turn ON angle  $\alpha$  and can be expressed as follows

$$C_{SCC} = \frac{2C_a}{2 - (2\alpha - \sin 2\alpha)/\pi} \quad (7)$$

where  $C_a$  is the auxiliary capacitor of the SCC circuit. Then, the resulting total resonant capacitance ( $C_r = C_{SCC} || C_s$ ) can be calculated as follows

$$C_r = \frac{2C_a C_s \pi}{2C_a \pi + 2C_s \pi - 2C_s \alpha + C_s \sin 2\alpha} \quad (8)$$

where  $C_s$  is the series-resonant capacitor of the LCLC tank.

The SCC duty-cycle varies between 0 to 1 that is corresponding to 0 to  $\pi$  of delay angle  $\alpha$  for a minimum to maximum total capacitance ( $C_r$ ) in a switching cycle, respectively. The resonant current passes through the SCC capacitor with  $\alpha=0$  bypassing the SCC switch, which creates a series-connected  $C_s$  and  $C_a$  resulting in a minimum total capacitance. The resonant current passes through the SCC switch with  $\alpha = \pi$  bypassing the SCC capacitor, which creates the maximum total capacitance equal to  $C_s$ . In other words,  $C_r$  can be altered between  $C_s$  and a smaller value by switching-in and switching-out  $C_a$  to compensate for the resonant component tolerances.

### III. ANALYSIS OF IMBALANCES, CURRENT SHARING PERFORMANCE, AND CONTROL STRATEGY

#### A. Analysis of Imbalances in Interleaved LCLC Resonant Converter

The LCLC tank consists of four resonant elements that have one more inductor compared to the LLC tank. In practice, it is

almost impossible to make identical inductors and the resonant capacitors always have some tolerances. As mentioned before, an imbalance between the resonant tank's components of a multi-phase resonant converter can lead to deviation in impedance of the paralleled phases. Any difference in impedances of a frequency-controlled resonant converter causes different voltage gains on paralleled phases, which will lead to unbalanced load sharing between the phases. Therefore, it is critical to investigate the voltage gain of the proposed LCLC converter at the presence of component tolerances.

Using the design procedure provided in [5] for the input values of  $V_{in,min}=250$  V,  $V_{in,max}=400$  V,  $V_o=12$  V,  $P_o=500$  W,  $f_{s,min}=170$  kHz,  $f_{s,max}=280$  kHz, the following values can be obtained for each phase of the LCLC resonant converter:  $L_s=16$  uH,  $C_r=20$  nF,  $L_p=240$  uH,  $C_p=5$  nF and  $n=18$ . Unless otherwise stated, these values are used in the rest of the analysis and calculations in this section. To see the effect of the largest component tolerances  $\pm 10\%$  variation is considered for the resonant tank components. Moreover, phase 1 is considered as the reference phase in the following analysis.

The effect of tolerance of two components at the same time is considered since only the tolerance of one component cannot reveal abnormal imbalance conditions. Here, the effect of inductor tolerances is only shown as in practice usually a large number of capacitors are paralleled, and the tolerance of capacitors is not large (i.e. usually less than 5%). Hence, the overall effect of capacitor tolerances is not significant. Fig. 3 illustrates the effect of variation in resonant inductance and magnetizing inductance by considering a 10 % decrease/increase in the value of  $L_{s2}$  and  $L_{p2}$ , respectively. It can be observed that the intersection of two voltage gain surfaces is a curve with variable voltage gain at different frequencies. This is an important phenomenon to consider as with specific tolerances, the voltage gain of one phase can go below or above the other phase's gain at specific frequencies on the intersection curve, which leads to complexity in current sharing for wide input voltage application. Consider Fig. 3(c), if the value of  $L_{p2}$  is considerably larger than the value of  $L_{p1}$ , at low switching frequencies corresponding to low input voltage conditions, the voltage gain of phase 1 is higher than phase 2 (i.e. the orange surface is above the blue surface), and at high switching frequencies corresponding to high input voltage condition, the voltage gain of phase 2 is higher than phase 1 (i.e. the blue surface is above the orange surface). These conditions are likely to happen in practice, so it is important to use an active current balancing on both phases to accurately balance the load share concerning the operation of the circuit. It should be mentioned that any small change in the value of the resonant capacitors can slightly alter the intersection curve in Fig. 3.

To observe the impact of SCC in compensating the voltage gain for both low switching frequency (i.e. 170 kHz) and high switching frequency (i.e. 250 kHz), a 2D plot of the gain curves of interleaved LCLC converter is shown in Fig. 4. As can be observed there is an intersection between the voltage gain of phase 1 and phase 2 which is located below the resonant frequency. Based on Fig. 3, this scenario can only happen when at least two components have tolerances in the opposite

direction. This case is more likely to happen in practice as the proposed interleaved LCLC resonant converter has four resonant elements on each phase and there is no control on the component tolerances. As can be observed in Fig. 4, the SCC circuit in phase 2 is compensating for the gain difference at low switching frequency with  $\alpha_2=123^\circ$  while the other phase SCC

is disabled (i.e.  $\alpha_1=180^\circ$ ), and the SCC circuit in phase 1 is compensating at high switching frequency with  $\alpha_1=147^\circ$  while the other phase SCC is disabled (i.e.  $\alpha_2=180^\circ$ ).

### B. Analysis of Current Sharing Performance

When the load level varies in the LCLC converter both the voltage gain curve and the resonant current alter. Therefore, the Root Mean Square (RMS) current through the series-resonant inductor ( $I_{r\_RMS}$ ) can be investigated to observe the effect of varying delay angle  $\alpha$  on the current balancing. For simplicity in calculations, a near-resonant frequency operation ( $f_s = f_r$ ) is considered with a purely sinusoidal resonant current. Hence, the resonant current through the LCLC tank can be expressed as follows

$$i_r(t) = \sqrt{2}I_{r\_RMS}\sin(2\pi f_s t - \phi) \quad (9)$$

The current through the magnetizing inductor can be expressed as follows

$$i_m(t) = \begin{cases} -I_{m\_max} + \frac{nV_o}{L_{m\_eq}}t \\ I_{m\_max} - \frac{nV_o}{L_{m\_eq}}(t - \frac{T}{2}) \end{cases} \quad (10)$$

where the maximum value of the magnetizing current is found in (11).

$$I_{m\_max} = \frac{nV_o T}{4L_{m\_eq}} \quad (11)$$

The RMS current through the series-resonant inductor can be found in (12), which is calculated by subtracting the circulating current through the magnetizing inductor from the resonant inductor current.

$$I_{r\_RMS} = \frac{V_o \sqrt{4\pi^2 + n^4 R_L^2 \left(\frac{1}{L_{m\_eq} f_s}\right)^2}}{4\sqrt{2}nR_L} \quad (12)$$

When the delay angle  $\alpha$  varies on any phase, the total resonant capacitance of that phase alters, and subsequently the voltage gain changes leading to a variation in the resonant current. Using (2), the RMS value of the resonant current related to the LCLC resonant tank components can be found as in (13).

Generally speaking, small  $\alpha$  angles with a small SCC capacitor can vary the total resonant capacitance by a large amount causing a considerable variation in the half-cycle resonant frequency, which can increase the power losses due to unbalanced asymmetrical operation of the LCLC resonant converter. Hence, small values of  $\alpha$  must be avoided in practical




Fig. 3. A 3D illustration of the effect of component tolerances on the voltage gain of the interleaved LCLC resonant converter, (a)  $\pm 10\%$  tolerance in  $L_{s2}$  while  $L_{p2} < L_{p1}$ , (b)  $\pm 10\%$  tolerance in  $L_{s2}$  while  $L_{p2} > L_{p1}$ , (c)  $\pm 10\%$  tolerance in  $L_{p2}$  while  $L_{s2} < L_{s1}$ , and (d)  $\pm 10\%$  tolerance in  $L_{p2}$  while  $L_{s2} > L_{s1}$ .




Fig. 4. Performance of SCC circuit with  $C_a=20$  nF in the presence of an intersection in voltage gain curves at below resonant frequency.

$$I_{r\_RMS} = \frac{V_{in} \sqrt{4\pi^2 + n^4 R_L^2 \times \left(\frac{1}{L_{m\_eq} f_s}\right)^2}}{8\sqrt{2}n^2 R_L \sqrt{\left(1 + \frac{L_s}{L_{m\_eq}} - \frac{L_s}{L_{m\_eq}} \times \frac{1}{4\pi^2 L_s C_r f_s^2}\right)^2 + \frac{L_s}{C_r} \times \left(\frac{\pi^2}{8n^2 R_L}\right)^2 \left(2\pi\sqrt{L_s C_r} f_s - \frac{1}{2\pi\sqrt{L_s C_r} f_s}\right)^2}} \quad (13)$$




Fig. 5. A 3D plot for the variation of the resonant current versus the variation in switching frequency ( $f_s$ ) and delay angle  $\alpha$  (with  $C_a=20$  nF).




Fig. 6. A 2D plot for the variation of the resonant current versus the variation in delay angle  $\alpha$  at fixed 170 kHz switching frequency with different  $C_a$  values.

implementation. A 3D plot for the variation of the resonant RMS current versus the variation of switching frequency and delay angle  $\alpha$  is shown in Fig. 5. As can be observed the variation of resonant current RMS value is maximum when the input voltage is low (i.e. switching frequency is low). Moreover, by reducing the  $\alpha$  angle from  $180^\circ$ , the resonant current first increases to a peak value and then decreases sharply. To have reliable performance, a unidirectional change of current is always sought from the SCC circuit. Hence, it is desirable to set the minimum limit of SCC operating range to the angle corresponding to the peak resonant current ( $\alpha_{min}$ ). In practice, an  $\alpha$  value smaller than but close to  $180^\circ$  might be selected for the maximum  $\alpha$  limit (e.g.  $\alpha_{max}=170^\circ$ ), since the variation of resonant capacitance and hence balancing is slow at high  $\alpha$  angles close to  $180^\circ$ . It should be noted that finding  $\alpha_{min}$  from (13) leads to overdesign as this equation is based on first harmonic approximation (FHA) and the actual lower limit would be smaller than what is observed in Fig. 5.

In Fig. 6 different values of the SCC capacitor are used and it is clear that the peak value of resonant current is not changing, however, the  $\alpha$  angle corresponding to this peak value is changing (i.e.  $\alpha_{min}$ ). When  $C_a$  is reduced,  $\alpha_{min}$  is increased and the slope of current change gets steeper. This phenomenon leads to limited operating grange and reduced current sharing accuracy of the SCC circuit.

### C. Proposed Control Strategy for the Interleaved LCLC Resonant Converter

Key operational waveforms of the interleaved LCLC converter with SCC current sharing is shown in Fig. 7. It is




Fig. 7. LCLC converter key operational waveforms with SCC.




Fig. 8. The proposed control scheme of the interleaved LCLC converter.

assumed that the load part share in phase 2 is smaller than phase 1 in the drawn operating condition and hence a smaller SCC delay angle is needed on phase 2 to compensate for the current difference (i.e.  $\alpha_2$  smaller than  $\alpha_1$ ). As it is shown in Fig. 7, it is required to monitor the Zero Current Crossing (ZCC) instants of the resonant current for both phases to properly turn ON the SCC switches.

Fig. 8 shows the digital control implementation of the interleaved LCLC resonant converter. The LCLC tank resonant current is sensed via a current-transformer on each phase to realize the load balancing between the paralleled phases. Then, according to the proposed control algorithm that is illustrated in

Fig. 9, the appropriate command for increasing or decreasing delay angle  $\alpha$  of each phase is calculated in the MCU. In practical implementation, load level measuring current-transformer can also be used to synchronize the turn ON of the SCC switch with ZCC of each phase. Furthermore, the output voltage level is regulated by a frequency-controlled PI loop that is working separately from the current balancing function. A complete flowchart of the current balancing algorithm is illustrated in Fig. 9.

As mentioned before, it is favorable to first increase delay angle  $\alpha$  of the larger current carrying phase to its maximum value, and then decrease delay angle  $\alpha$  of the other phase. Different steps of the current balancing control are as follows:

- 1) Initially, the  $\alpha$  angles of both phases are set at the maximum. If there is an imbalance in the system, the load sharing will be unbalanced.
- 2) Then, the current share of both phases is measured via the resonant current and the absolute value of difference between the sensed currents is checked to be larger than a specified threshold ( $\epsilon$ ). The process of balancing will not start if the sensed currents are close enough, and the process of reading and comparing continuous.
- 3) When the balancing starts, the current of both phases is compared to see which phase has a larger current. Then, if the current of phase 1 is larger than the current of phase 2, the SCC angle of the larger current phase should be checked to be at maximum, if not, the  $\alpha$  angle of that phase should be increased until getting to the maximum value.
- 4) After the SCC angle of the higher current phase gets to the maximum value, the SCC angle of the other phase should reduce until the difference between the resonant current of both phases gets smaller than  $\epsilon$ . At this point, the  $\alpha$  will not change further until the absolute current difference is larger than  $\epsilon$ .

#### IV. SIMULATION AND EXPERIMENTAL RESULTS

Fig. 10 illustrates a photograph of the laboratory prototype of 1 kW interleaved LCLC resonant converter. The parameters used in the laboratory prototype are mentioned in Table I. In this prototype, TO-220 enhancement-mode GaN HEMTs are used for the primary side bridges, and for consistency the same package of the switch is used for the SCC MOSFETs and Synchronous Rectifiers (SRs). Moreover, reliable performance of switching devices is observed with TO-220 packages in the prototype, which is considered similar to surface mount counterparts but with easier thermal management. Only forced air cooling is used in the testing and no heat sink was used for switches. It should be mentioned that the inductors are deliberately wound with different values to count for the imbalance condition.

A detailed computer simulation setup with digital control implementation is built in the PSIM environment using the parameters of the experimental setup. Fig. 11 illustrates both steady-state simulation and experimental results of resonant




Fig. 9. Current balancing control algorithm flowchart.

TABLE I. THE PARAMETERS USED IN THE PROTOTYPE

Description	Value
Input Voltage	250 V - 400 V
Output Voltage	12 V
Maximum Output Current	80 A
Maximum Output Power	1 kW
Switching Frequency	170 - 250 kHz
Transformer Turns Ratio	18 : 1 : 1 (center tapped)
Series Resonant Inductor	13.4 $\mu$ H (Ph1) - 12.5 $\mu$ H (Ph2)
Parallel Resonant Inductor	239 $\mu$ H (Ph1) - 245.6 $\mu$ H (Ph2)
Series Resonant Capacitor	20 nF $\pm$ 5%
Parallel Resonant Capacitor	5 nF $\pm$ 5%
SCC Capacitor (Each Phase)	16.5 nF $\pm$ 5%
Input Capacitor	136 $\mu$ F $\pm$ 5%
Output Capacitor	940 $\mu$ F $\pm$ 5%




Fig. 10. A top-view of the implemented laboratory prototype.




Fig. 11. Steady-state simulation (left column) and experimental (right column) results with  $V_{in}=250$  V and  $I_o=70$  A.






Fig. 12. Steady-state simulation (left column) and experimental (right column) results with  $V_{in}=400$  V and  $I_o=80$  A.



currents and SCC capacitor voltages with  $V_{in}=250$  V at the full-load. As mentioned before, the required compensation by the SCC circuit is the largest around peak voltage gain and hence the SCC capacitor voltage ( $V_{Ca}$ ) in phase 2 is around 75 V to compensate for lower voltage gain in phase 2 (see Fig. 4). Fig. 12 illustrates the steady-state results with  $V_{in}=400$  V for the full-load condition. In this case,  $V_{Ca}$  for both phases is below 20 V and as expected from Fig. 4 the SCC capacitor voltage is larger on phase 1. This is mainly because the voltage gains of two phases are close and near the resonant frequency, and hence less gain compensation is required by the SCC circuit around the resonant frequency. It can be observed from Fig. 11 and Fig. 12 that the SCC circuit is actively balancing the resonant current between both phases for both high and low input voltage conditions and there is a good consistency between the

simulation and experimental results. Moreover, as desired by the control method, in both cases the  $\alpha$  angle of the higher current carrying phase is always kept at the maximum  $\alpha$  angle (i.e.  $170^\circ$  here) to reduce the asymmetric effect due to SCC operation. Moreover, even for a large imbalance that is occurring with 250 V input voltage, the SCC voltage rating is below 100 V that allows low drain-source on-resistance MOSFET ( $R_{DS(on)}=3\text{-}5\text{m}\Omega$ ) implementation for the SCC circuit, which brings negligible conduction loss.

Fig. 13 illustrates the measured efficiency curves of the interleaved LCLC converter after considering phase shedding for  $V_{in}=250$  V with red color and for  $V_{in}=400$  V with green color. It is shown that the implemented LCLC converter has a flat efficiency profile with both input voltages. Moreover, with a nominal input voltage, the efficiency is over 96 % from 15 A to 80 A and the maximum efficiency is 96.7 %.




Fig. 13. Measured efficiency curves considering phase shedding with  $V_{in}=250$  V and  $V_{in}=400$  V conditions.

## V. CONCLUSION

This paper provides current balancing analysis and control of a two-phase interleaved LCLC resonant converter for wide input voltage range applications. A precise current balancing is obtained by employing two SCC circuits in both phases of the interleaved LCLC resonant converter. An abnormal voltage gain imbalance condition is studied on the interleaved LCLC converter and the current sharing analysis revealed that a minimum operating angle is necessary for the SCC circuit to have a reliable performance. The current sharing performance is verified through both computer simulation and experimental results for  $V_{in}=250$  V and  $V_{in}=400$  V conditions. Moreover, a

flat efficiency curve between 20 % to 100 % load is obtained with a maximum efficiency of 96.7 %.

#### REFERENCES

- [1] H. Huang, "Designing an LLC resonant half-bridge power converter," *Texas Instruments Power Supply Design Seminar (SEM1900)*, vol. 3, 2010.
- [2] M. D. Seeman, "GaN Devices in Resonant LLC Converters: System-level considerations," in *IEEE Power Electronics Magazine*, vol. 2, no. 1, pp. 36-41, March 2015.
- [3] C. Fei, F. C. Lee and Q. Li, "High-efficiency high-power-density 380V/12V DC/DC converter with a novel matrix transformer," in *Proc. IEEE APEC*, Tampa, FL, 2017, pp. 2428-2435.
- [4] D. Hamza, M. Pahlevaninezhad and P. K. Jain, "Implementation of a Novel Digital Active EMI Technique in a DSP-Based DC-DC Digital Controller Used in Electric Vehicle (EV)," *IEEE Trans. Power Electron.*, vol. 28, no. 7, pp. 3126-3137, July 2013.
- [5] Y. Chen, H. Wang, Z. Hu, Y.-F. Liu, X. Liu and J. Afsharian, "LCLC Converter With Optimal Capacitor Utilization for Hold-Up Mode Operation," *IEEE Trans. Power Electron.*, vol. 34, no. 3, pp. 2385-2396, March 2019.
- [6] Y. P. Siwakoti, M. Forouzes, N. H. Pham, "Power Electronics Converters—An overview," in *Control of Power Electronic Converters and Systems*, F. Blaabjerg, Ed., vol. 1, 1st ed., Cambridge, MA, USA: Academic Press, 2018, ch. 1, pp. 3-29.
- [7] T. Jin and K. Smedley, "Multiphase LLC Series Resonant Converter for Microprocessor Voltage Regulation," in *Proc. IEEE IAS Annual Meeting*, Tampa, FL, 2006, pp. 2136-2143.
- [8] E. Orietti, P. Mattavelli, G. Spiazzi, C. Adragna and G. Gattavari, "Current sharing in three-phase LLC interleaved resonant converter," in *Proc. IEEE ECCE*, San Jose, CA, 2009, pp. 1145-1152.
- [9] H. Wang, Y. Chen, Y. Qiu, P. Fang, Y. Zhang, L. Wang, Y.-F. Liu, J. Afsharian and Z. Yang, "Common Capacitor Multiphase LLC Converter With Passive Current Sharing Ability," *IEEE Trans. Power Electron.*, vol. 33, no. 1, pp. 370-387, Jan. 2018.
- [10] K. Murata and F. Kurokawa, "An Interleaved PFM LLC Resonant Converter With Phase-Shift Compensation," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 2264-2272, March 2016.
- [11] Texas Instrument, Technical Documents TIDUCT9, "Two-Phase Interleaved LLC Resonant Converter Design with C2000™ Microcontrollers", January 2017.
- [12] E. Orietti, P. Mattavelli, G. Spiazzi, C. Adragna and G. Gattavari, "Two-phase interleaved LLC resonant converter with current-controlled inductor," in *Proc. IEEE COBEP*, Bonito-Mato Grosso do Sul, 2009, pp. 298-304.
- [13] Z. Hu, Y. Qiu, Y. Liu and P. C. Sen, "An interleaving and load sharing method for multiphase LLC converters," in *Proc. IEEE APEC*, Long Beach, CA, 2013, pp. 1421-1428.
- [14] M. Forouzes, B. Sheng and Y. Liu, "Interleaved SCC-LCLC Converter with TO-220 GaN HEMTs and Accurate Current Sharing for Wide Operating Range in Data Center Application," in *Proc. IEEE APEC*, New Orleans, LA, USA, 2020, pp. 482-489.